

L Number	Hits	Search Text	DB	Time stamp
1	430	713/322.ccls.	USPAT	2004/05/12 17:50
2	457	713/324.ccls.	USPAT	2004/05/12 17:51
3	3106802	@ad<20001027	USPAT	2004/05/12 17:51
4	398413	microprocessor or processor or CPU	USPAT	2004/05/12 17:51
5	83932	(power near1 (manag\$5 or reduction or low or conservation))	USPAT	2004/05/12 17:51
6	505636	stall\$ or sleep\$ or wait\$ or suspend\$	USPAT	2004/05/12 17:51
7	46750	pipelin\$	USPAT	2004/05/12 17:51
8	4818	(stall\$ or sleep\$ or wait\$ or suspend\$) same pipelin\$	USPAT	2004/05/12 17:56
9	1576	stall\$3 with pipelin\$3	USPAT	2004/05/12 17:51
11	462	stall\$3 adj1 pipelin\$3	USPAT	2004/05/12 17:51
12	2770	disabl\$3 near2 memory	USPAT	2004/05/12 17:52
13	0	(stall\$3 adj1 pipelin\$3) same (disabl\$3 near2 memory)	USPAT	2004/05/12 17:52
14	10	(stall\$3 adj1 pipelin\$3) and (disabl\$3 near2 memory)	USPAT	2004/05/12 17:52
18	0	5996083.pn. and flag\$	USPAT	2004/05/12 17:52
19	0	5996083.pn. and (delay adj slot)	USPAT	2004/05/12 17:52
20	0	5996083.pn. and (slot)	USPAT	2004/05/12 17:52
22	0	5996083.pn. and slot	USPAT	2004/05/12 17:52
10	1290	stall\$3 near2 pipelin\$3	USPAT	2004/05/12 17:53
15	10	@ad<20001027 and ((stall\$3 adj1 pipelin\$3) and (disabl\$3 near2 memory))	USPAT	2004/05/12 17:53
16	1	5996083.pn.	USPAT	2004/05/12 17:53
17	1	5996083.pn. and interrupt\$	USPAT	2004/05/12 17:53
21	1	5996083.pn. and (delay)	USPAT	2004/05/12 17:53
23	1	5996083.pn. and branch	USPAT	2004/05/12 17:53
24	370	712/227.ccls.	USPAT	2004/05/12 17:54
26	1108	@ad<20001027 and (713/322.ccls. or 713/324.ccls. or 712/227.ccls.)	USPAT	2004/05/12 17:55
27	95	(@ad<20001027 and (713/322.ccls. or 713/324.ccls. or 712/227.ccls.)) and ((stall\$ or sleep\$ or wait\$ or suspend\$) same pipelin\$)	USPAT	2004/05/12 17:55
28	3053	(stall\$ or sleep\$ or wait\$ or suspend\$) with pipelin\$	USPAT	2004/05/12 17:56
29	62	(@ad<20001027 and (713/322.ccls. or 713/324.ccls. or 712/227.ccls.)) and ((stall\$ or sleep\$ or wait\$ or suspend\$) with pipelin\$)	USPAT	2004/05/12 18:02
30	17	((@ad<20001027 and (713/322.ccls. or 713/324.ccls. or 712/227.ccls.)) and ((stall\$ or sleep\$ or wait\$ or suspend\$) with pipelin\$)) and ((power near1 (manag\$5 or reduction or low or conservation)))	USPAT	2004/05/12 18:03

SEARCH

5/12/04

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.7

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **172** of **1037503** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

☐ Check to search within this result set
Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard
1 Power reduction in pipelines
Parameswaran, S.; Hui Guo;

Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific, 10-13 Feb. 1998

Pages: 545 - 550

[\[Abstract\]](#) [\[PDF Full-Text \(456 KB\)\]](#) IEEE CNF
2 Module assignment for low power
Jui-Ming Chang; Pedram, M.;

Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European, 16-20 Sept. 1996

Pages: 376 - 381

[\[Abstract\]](#) [\[PDF Full-Text \(728 KB\)\]](#) IEEE CNF
3 Power optimization for pipeline analog-to-digital converters
Kwok, P.T.F.; Luong, H.C.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Vol. 46, Issue: 5, May 1999

Pages: 549 - 553

[\[Abstract\]](#) [\[PDF Full-Text \(164 KB\)\]](#) IEEE JNL
4 Systematic analysis of bounds on power consumption in pipelined and non-pipelined multipliers
Satyanarayana, J.H.; Parhi, K.K.; Leilei Song; Yun-Nam Chang;

Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on, 7-9 Oct. 1996

Pages:492 - 499

[\[Abstract\]](#) [\[PDF Full-Text \(732 KB\)\]](#) IEEE CNF

5 Techniques for energy minimization of communication pipelines

Gang Qu; Potkonjak, M.;

Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on , 8-12 Nov. 1998

Pages:597 - 600

[\[Abstract\]](#) [\[PDF Full-Text \(436 KB\)\]](#) IEEE CNF

6 Systematic design of high-speed and low-power digit-serial multipli

Yun-Nan Chang; Satyanarayana, J.H.; Parhi, K.K.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Vol 45 , Issue: 12 , Dec. 1998

Pages:1585 - 1596

[\[Abstract\]](#) [\[PDF Full-Text \(492 KB\)\]](#) IEEE JNL

7 A low-power PLA for a signal processor

Linz, A.R.;

Solid-State Circuits, IEEE Journal of , Volume: 26 , Issue: 2 , Feb. 1991

Pages:107 - 115

[\[Abstract\]](#) [\[PDF Full-Text \(632 KB\)\]](#) IEEE JNL

8 8 b 75 M sample/s 70 mW parallel pipelined ADC incorporating double sampling

Bright, W.;

Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International , 5-7 Feb. 1998

Pages:146 - 147, 428

[\[Abstract\]](#) [\[PDF Full-Text \(1080 KB\)\]](#) IEEE CNF

9 Multi-level approaches to low power 16-bit ALU design

Beom Seon Ryu; Hyung Sok Oh; Kie Hak Shim; Kie Young Lee; Tae Won Cho ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on , 23-25 / 1999

Pages:158 - 161

[\[Abstract\]](#) [\[PDF Full-Text \(272 KB\)\]](#) IEEE CNF

10 A design of low power 16-b ALU

Beom Seon Ryu; Jung Sok Yi; Kie Young Lee; Tae Won Cho;

TENCON 99. Proceedings of the IEEE Region 10 Conference , Volume: 2 , 15-Sept. 1999

Pages:868 - 871 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(340 KB\)\]](#) IEEE CNF

11 Loop scheduling algorithms for power reduction*Yu, T.Z.; Fei Chen; Sha, E.H.-M.;*

Acoustics, Speech, and Signal Processing, 1998. ICASSP '98. Proceedings of the 1998 IEEE International Conference on , Volume: 5 , 12-15 May 1998

Pages:3073 - 3076 vol.5

[\[Abstract\]](#) [\[PDF Full-Text \(396 KB\)\]](#) IEEE CNF**12 A theoretical approach to estimation of bounds on power consumption in digital multipliers***Satyanarayana, J.H.; Parhi, K.K.;*

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 44 , Issue: 6 , June 1997

Pages:473 - 481

[\[Abstract\]](#) [\[PDF Full-Text \(216 KB\)\]](#) IEEE JNL**13 DDMPs: self-timed super-pipelined data-driven multimedia processors***Terada, H.; Miyata, S.; Iwata, M.;*

Proceedings of the IEEE , Volume: 87 , Issue: 2 , Feb. 1999

Pages:282 - 295

[\[Abstract\]](#) [\[PDF Full-Text \(1304 KB\)\]](#) IEEE JNL**14 A 240-Mbps, 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converter***Matsuura, T.; Nara, T.; Komatsu, T.; Imaizumi, E.; Horita, R.; Katsu, H.; Suzumura, S.; Sato, K.;*

Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 11 , Nov. 1998

Pages:1840 - 1850

[\[Abstract\]](#) [\[PDF Full-Text \(356 KB\)\]](#) IEEE JNL**15 An 80-MOPS-peak high-speed and low-power-consumption 16-bit digital signal processor***Kabuo, H.; Okamoto, M.; Tanaka, I.; Yasoshima, H.; Marui, S.; Yamasaki, M. Sugimura, T.; Ueda, K.; Ishikawa, T.; Suzuki, H.; Asahi, R.;*

Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 4 , April 1996

Pages:494 - 503

[\[Abstract\]](#) [\[PDF Full-Text \(1804 KB\)\]](#) IEEE JNL[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [Next](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.7

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

[Search Results](#) [\[PDF FULL-TEXT 456 KB\]](#) [NEXT](#) [DOWNLOAD CITATION](#)

 Request Permissions
RIGHTSLINK®
COPYRIGHT CLEARANCE CENTER, INC.

Power reduction in pipelines

Parameswaran, S. Hui Guo

Dept. of Comput. Sci. & Electr. Eng., Queensland Univ., Brisbane, Qld., Australia

This paper appears in: Design Automation Conference 1998. Proceeding ASP-DAC '98. Asia and South Pacific

Meeting Date: 02/10/1998 - 02/13/1998

Publication Date: 10-13 Feb. 1998

Location: Yokohama Japan

On page(s): 545 - 550

Reference Cited: 15

Number of Pages: xxxviii+606

Inspec Accession Number: 5912449

Abstract:

The reduction of **power consumption** for a system level **pipeline** is addressed in this paper. The **pipeline** is composed of several stages. Each stage has several behaviours. Different behaviours have differing execution times. The speed of the **pipeline** is affected by the behaviours on the critical path of the slowest stages. Other behaviours can be slowed down to decrease the power consumed in the system. We propose a multi-voltage supply scheme, in which differing behaviours are supplied with differing voltages. The formulas for computing the supply voltage of each behaviour and minimal **power consumption** are derived in this paper. The results of computer experiments show that up to 80% hardware power can be saved with this scheme.

Index Terms:

[computer power supplies](#) [parallel architectures](#) [pipeline processing](#) [power consumption](#) [hardware power](#) [minimal power consumption](#) [multi-voltage supply scheme](#) [power consumption](#) [system level pipeline](#)

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

[Search Results](#) [\[PDF FULL-TEXT 456 KB\]](#) [NEXT](#) [DOWNLOAD CITATION](#)

[Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



US006347379B1

(12) **United States Patent**
Dai et al.

(10) Patent No.: **US 6,347,379 B1**
 (45) Date of Patent: **Feb. 12, 2002**

(54) **REDUCING POWER CONSUMPTION OF AN ELECTRONIC DEVICE**

(75) Inventors: **Xia Dai, Santa Clara; Borys S. Senyk, San Jose, both of CA (US)**

(73) Assignee: **Intel Corporation, Santa Clara, CA (US)**

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

5,481,731 A • 1/1996 Conary et al. 711/141
 5,511,203 A • 4/1996 Wisor et al. 713/322
 5,530,932 A • 6/1996 Carmean et al.
 5,581,500 A • 12/1996 D'Souza 365/156
 5,712,589 A • 1/1998 Afek et al. 327/538
 5,761,715 A • 6/1998 Takahashi 711/128
 5,970,007 A • 10/1999 Shiratake 365/207
 6,031,782 A • 2/2000 Kobashi et al. 365/228
 6,069,519 A • 5/2000 Song 327/536

* cited by examiner

(21) Appl. No.: **09/161,076**

(22) Filed: **Sep. 25, 1998**

(51) Int. Cl.⁷ **G06F 13/24**

(52) U.S. Cl. **713/320; 713/322; 713/340**

(58) Field of Search **710/800, 310, 710/320, 323, 324, 330, 340; 365/207; 327/538, 540, 544**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,189,647 A • 2/1993 Suzuki et al.

Primary Examiner—Robert Beausoleil


Assistant Examiner—R Phan

(74) *Attorney, Agent, or Firm—Trop, Pruner & Hu, P.C.*

(57) **ABSTRACT**

Leakage power consumption may be reduced in computers and other devices by providing a state where clocks are off and a low supply voltage is provided to the processor. This voltage may be sufficiently low to prevent adverse consequences while dramatically reducing leakage current. In addition, caches may be flushed to reduce the soft error rate.

17 Claims, 4 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4
(PRIOR ART)




FIG. 6




FIG. 5

REDUCING POWER CONSUMPTION OF AN ELECTRONIC DEVICE

BACKGROUND

This invention relates generally to reducing the amount of power consumed in a reduced dynamic power consumption state by a variety of electronic devices including those that use battery power sources, such as portable computers.

In devices such as computers that may be operated from a battery, it is important to reduce the power consumption to the greatest possible extent. The usefulness of battery operated devices is reduced if the battery must be recharged frequently. A variety of techniques are known for reducing the dynamic power consumption. For example the Advanced Configuration and Power Interface (ACPI) Specification, (Rev. 1.0, Dec. 22, 1996) sets forth information about how to reduce the dynamic power consumption of portable and other computer systems.

With respect to the microprocessors used in computer systems, four processor power consumption states (C0-C3) are defined in the ACPI Specification. When the processor is executing instructions it is in a C0 state. There are three non-executing states (C1-C3). In a working computer system, the operating system dynamically transitions idle processors into the appropriate power consumption state.

State C1 is the processor power state with the lowest latency. Basically, aside from putting the processor in a non-executing power state, the C1 state has no other software visible effects.

The C2 power state offers improved power savings over the C1 state. Like the C1 state, aside from putting the processor in a non-executing power state, the state has no other software visible effects. In the C2 power state, the processor is still able to maintain the context of the system caches.

The C3 power state offers still lower dynamic power consumption compared to the C1 and C2 states. While in the C3 state, the processor's caches are maintained but snoops are ignored. The operating system software is responsible for ensuring that cache coherency is maintained. In the C3 state, the processor may not be able to maintain coherency of the processor caches with respect to other system activities. The C3 power consumption state uses less power but has a higher exit latency than the C2 power state.

Generally, the C3 state uses one of two mechanisms to maintain cache coherency. The operating system may flush and invalidate the caches prior to entering the C3 state. The flushing of the caches may be provided through predefined ACPI mechanisms. Alternatively hardware mechanisms may be provided to prevent bus masters from writing to memory. In processors that use hardware mechanisms, the bus masters may be disabled prior to entering the C3 state. When a bus master requests an access, the processor awakens from the C3 state and re-enables bus master access.

While the reduced power consumption states outlined by the ACPI Specification and known techniques have many advantages, there are instances where greater power consumption reductions may be desired. Thus, there is a continuing need for ways to further reduce the power consumption of computer systems and other components including devices which are operated from batteries.

SUMMARY

In accordance with one embodiment, a method of reducing the power consumed by an electronic device using a

clock signal includes disabling the clock signal and reducing the leakage power consumption of the device.

DESCRIPTION OF THE DRAWING

FIG. 1 is a block diagram showing a processor core in accordance with one embodiment of the present invention;

FIG. 2 is a block diagram of a computer system including the processor illustrated in FIG. 1;

FIG. 3 shows a block diagram of a power management control circuit in accordance with one embodiment of the present invention;

FIG. 4 is a chart showing the different prior art power consumption states;

FIG. 5 shows a flow for reducing leakage power consumption; and

FIG. 6 shows a methodology for transitioning from a reduced leakage power consumption state.

DETAILED DESCRIPTION

The power consumption of an electronic device may be made up of two components. The dynamic power consumption relates to the power that is consumed when the device is operating. In connection with processors, the dynamic power consumption occurs when the processor's clocks are operating. The leakage power consumption may occur when the device is not operating and power continues to be consumed based on the leakage current which flows through the transistors, in the off state, that make up the electronic device.

Leakage power consumption may derive from weak inversion and the finite impedance between the source and drain of complementary metal oxide semiconductor (CMOS) transistors when the transistors are in the off state. This leakage current, which is sometimes also called sub-threshold leakage, has an exponential dependency on threshold voltage divided by thermal energy (kT).

The threshold voltage may be determined by process conditions, temperature and channel length. As a rule of thumb, the leakage current doubles for every 15°C . increase in temperature. Moreover, as process technologies continue to scale, the threshold voltage and channel length become smaller. As a result, the leakage current, and thus the leakage power consumption, increases for each process generation.

Due to the short channel effect with sub-micron channel lengths, leakage current may have a sub-linear dependency on supply voltage. In other words, the leakage current decreases sub-linearly as supply voltage decreases.

Gate leakage due to a tunneling effect may also cause leakage current. The tunneling current has an exponential dependency on supply voltage.

In portable computers with battery operation, the increased leakage power consumption may have a direct impact on battery life. Leakage current may be a limiting factor for threshold voltage scaling in battery operated devices.

Referring now to FIG. 1, an architecture for one illustrative embodiment of a microprocessor 12 implementing an embodiment of the present invention includes a clock generator 30 and a bus interface unit (BIU) 14. The BIU 14 is coupled to cache and prefetch buffers 16 which may include a branch target buffer (BTB). The caches may store instructions and data for execution by the processor 12. Prefetch buffers may be coupled to a cache to enable prefetching of data and instructions from the cache or from the BIU 14 for execution by the processor 12.

3

The cache and prefetch buffers 16 may be coupled to an instruction and data path section 18. The instruction and data path section 18 may include an instruction decoder that decodes the incoming instructions. A microcode unit may contain a memory which stores the microcode instructions for the processor. The data path is the main execution path for the processor. It may contain an arithmetic logic unit register file, barrel shifter, constant read only memory and flags. The processor may also include a floating point unit (not shown).

The clock unit 30 generates the clock signals for the processor 12. The clock unit 30 may, for example, generate the clock signals in response to an external frequency clock input. The clock unit 30 supplies the clock signals to the BIU 14 and to the remaining units of the processor as well.

The clock unit 30 also includes control logic 22 for controlling the operation of the clock unit 30. The control logic 22 may include a Vcc detector 24 which monitors the supply voltage level and issues a reset signal if the voltage level becomes too low. The clock generator 12 also includes the phase locked loop (PLL) 42 which communicates with the BIU 14.

The frequency of the internal clock may be controlled through signals generated by an external clock 50 such as the bus clock signal BCLK in processors made by Intel Corporation. That is, the internal clock may be sped up or slowed down based on the input clock signal from the clock 26.

In addition a voltage regulator 52 selectively provides one of two supply voltage levels to the clock unit 30 and the rest of the processor 12. The voltage regulator 52 may receive two reference voltages. The higher reference voltage may be a conventional external supply voltage in accordance with the particular technology being utilized. The lower reference voltage may be the low power supply voltage to reduce leakage power consumption.

Referring to FIG. 2, an example computer system 10 includes a processor 12 (e.g., an 80x86 or Pentium® processor from Intel Corporation) that receives an external clock BCLK (from a clock generator 50) and a supply voltage (from a voltage regulator 52). The voltage regulator 52 and the clock generator 50 are both controllable to adjust the core voltage levels as well as the core clock frequencies in the processor 12, as further described below.

The main power supply voltages in the computer system 10 are provided by a power supply circuit 56 that is coupled to a battery 60 and an external power source port 50. When the external power source (not shown) is plugged in or removed, an interrupt (e.g., system management interrupt or SMI) may be generated to notify system software of the external power source insertion or removal. In addition, docking the computer system 10 to a docking base unit may also indicate a power source transition. In one embodiment, a device driver may detect power source transitions and docking events by registering with the operating system for power and plug-and-play notifications, for example.

The processor 12 may be coupled to a cache memory 54 as well as to a host bridge 58 that includes a memory controller for controlling system memory 55. The host bridge 58 may also be coupled to a system bus 72, which may in one embodiment be a peripheral component interconnect (PCI) bus, as defined in the PCI Local Bus Specification, Production Version, Rev. 2.1, published on Jun. 1, 1995. The system bus 72 may couple other components, including a video controller 64 coupled to a display 66 and peripheral slots 68. A secondary or expansion bus may be coupled by system bridge 74 to the system bus

4

72. The system bridge includes interface circuits to different ports, including a universal serial bus (USB) port 76 and mass storage ports connectable to mass storage devices such as a hard disk drive.

Other components coupled to the secondary bus 86 include an input/output (I/O) circuit 90 that may couple to a parallel port, serial port, floppy drive, and infrared port. A non-volatile memory 82 for storing basic input/output system (BIOS) routines may be located on the bus 86, as may a keyboard device 92 and an audio control device 94, as examples.

Referring to FIG. 3, an illustrative power management control logic according to an embodiment for controlling the core clock frequency and the supply voltage level to the processor 12 may be separated into a first portion 100 and a second portion 102. However, the first control logic portion 100 may be included in the host bridge 58 and the second control logic portion 102 may be included in the system bridge 74. Alternatively, the first and second control logic portions may be implemented as separate chips.

The control logic 100, 102 provide control signals to the voltage regulator 52 to adjust its voltage levels and to the processor 12 to adjust the processor's internal clock frequency. In addition, the power management control logic 100, 102 may transition the processor 12 into a reduced power consumption state.

A brief description of the interface signals between the power management control logic 100, 102 and the other components of the system follows. The signal LO/HI# provided by the control logic 100 to the processor 12 determines if a core clock frequency of the processor 12 is at a high or low level. As an example, the core clock frequency may vary between 350 MHz and 450 MHz depending on whether LO/HI# is active or not. Additional bits may be used to adjust the core clock frequency to more than two levels.

A signal VR_LO/HI# is provided by the control logic portion 100 to the voltage regulator 52 to adjust the voltage level supplied by the voltage regulator 52. Additional bits other than VR_LO/HI# may also be used to provide additional voltage levels.

A signal G_STPCLK# may be provided to the processor 12 and a signal G_CPU_STP# may be provided to the clock generator 50 to place the processor 12 in a reduced dynamic power consumption state (e.g., deep sleep, stop grant, C2, or C3 state) so that the clock frequency and supply voltage level of the processor 12 may be varied.

A signal VRCHGNG# is provided by the control logic 100 to system electronics circuitry 101 (e.g., the host bridge 58 and system bridge 74) to indicate that the voltage level from the voltage regulator 52 is changing. A signal VRPWRGD from the control logic portion 100 to system electronic circuitry (e.g., the host bridge 58 and system bridge 74) indicates when the output from the voltage regulator 52 is within specification.

According to one embodiment of the invention, when the voltage regulator on signal (VR_ON) is active (which is true whenever the system is on), the voltage regulator 52 settles to the output selected by VR_LO/HI# (a low level or a high level). When the outputs of the regulator 52 are on and within specification, the voltage regulator 52 asserts a signal VGATE, which in turn controls the state of the signal VRPWRGD provided by the control logic portion 100 to system electronics circuitry.

Referring to FIG. 4, the conventional processor power management modes for an Intel architecture processor are

5

illustrated. The blocks 110–114 correspond to the ACPI Specification processor power consumption states C1–C3 respectively. In the Intel architecture processors, the C1 mode is called the stop and grant/autohalt mode. In this state most functional blocks of the processor are turned off by disabling clocks. The phase locked loop (PLL) and the global clock spine are left running. Some functional blocks are left running to support bus activity and snooping.

In block 112, called “sleep” mode in desktops and “quick-start” in mobile computer systems using Intel architecture, all the functional blocks and most of the input/output devices are turned off. The PLL, global clock spine and a few I/O devices are kept running.

In block 114 the ACPI processor power consumption state C3 (also called the deep sleep state in the Intel architecture) is illustrated. In this state, the PLL is off. All the functional blocks stop running, but the registers and caches maintain their contents.

Referring now to FIG. 5, the transition to a modified deep sleep state corresponding to a modified state C3 of the ACPI Specification is illustrated. Initially a check at diamond 116 determines whether a transition to the C3 state is appropriate. This may occur based on inactivity or other triggering events as set forth for example in the ACPI Specification. Normally the transition to the C3 state would occur in a device which is already in the C2 state. When the transition occurs, the processor clock may be restarted, as indicated in block 120. This may be accomplished by asserting G_STPCLK#. Since the clock was stopped before entering the C3 state, it is restarted to flush the caches. Next the caches, such as the L2, L1 and BTB caches, are flushed as indicated in block 122.

The reason for flushing the caches is to reduce the soft error rate (SER). A soft error occurs as a result of particles, such as alpha particles, which cause charges to be formed in semiconductor devices. With relatively low supply voltages, the rate of soft errors increases dramatically. Therefore a flush instruction is used to flush caches such as the L2 cache, the L1 cache and the BTB. After the caches are flushed, as indicated in block 122, the clock may then be stopped and the PLL is shut off, as indicated in block 124. This may be accomplished by deasserting G_STPCLK#.

Next the supply voltage transitions to a low supply voltage as indicated in block 126. This may be done by asserting the low level of VR_LO/HI#. Generally the supply voltage of the device is lowered to 100 mV to 150 mV above the threshold voltage (including an adjustment for process variation) at room temperature of the n-type metal oxide semiconductor (NMOS) or p-type metal oxide semiconductor (PMOS) transistors, whichever is larger. The supply voltage transitions in response to a signal that implements the transition to the C3 processor state. This transition signal causes the low reference signal to control the voltage regulator 52.

The exact level of the low supply voltage depends on the threshold voltage spread and the process control with a particular technology. A low supply voltage is used that is sufficient to maintain all the internal registers of the device so that they retain their contents while avoiding floating nodes.

Thus, an adjustment due to process variations may be added to the threshold voltage. A gate overdrive voltage may be added to that voltage to avoid floating nodes. Finally a guard band voltage for the power supply may be included, which in an exemplary embodiment may be 10% of the sum of the threshold voltage, the threshold voltage adjustment

6

for process variations and the gate overdrive voltage. The low supply voltage level may then be made up of the sum of the threshold voltage, the process variation adjustment, the gate overdrive voltage and the guard band voltage for the power supply. In one exemplary embodiment, the threshold voltage may be 350 mV, the threshold voltage variation may be 50 mV, the gate overdrive voltage may be 100 mV and the guard band voltage may be 50 mV, resulting in a low supply voltage of approximately 550 mV.

In general, the low supply voltage is less than twice a transistor threshold voltage. In one advantageous embodiment the low supply voltage may be less than or equal to about 600 mV. In another advantageous embodiment, the low supply voltage is about 200 mV above a transistor threshold voltage. Also it may be advisable in some embodiments to reduce the leakage power consumption to less than or equal to 25% of what it would be at a conventional supply voltage level for a given technology.

In some processors, including Intel architecture processors, when the internal processor voltage falls below a certain level, the CPUPWRGD signal is deasserted. When the CPUPWRGD signal is asserted again, the processor automatically starts a reset sequence. It is desirable to avoid the reset sequence because reset destroys the processor register contents.

The power good (PWRGOOD) signal generated in Intel architecture processors is the logical AND of the external power good and the internal power good signals. There is a power good input pin on Intel architecture processors. The power good signal is not latched and enables the PLL circuitry. The internal power good signal, generated from voltage detection circuitry 24, trips when the internal supply voltage (Vcc) is below a certain voltage level, which then shuts off the PLL. Since the internal supply voltage (Vcc) is raised before the PLL starts to lock to the external clock, the power good signal will be normal before the PLL starts to lock to the external clock.

There are at least two ways to prevent glitching of the power good signal during the modified deep sleep state. The internal power good may be gated by a signal which is the logical AND of a signal indicating whether the computer has a modified deep sleep state and a signal indicating that the modified deep sleep state has been entered.

Alternatively, the Vcc detector 24 may be disabled (for example by asserting the PLLIDDQ pin 22 in Intel® processors) during the modified deep sleep state. A disable signal (e.g., PLLIDDQ) may be used to disable the Vcc detector during a D.C. current test for shorts, called an IDDQ test. This Vcc detector disable signal may also be used to disable the Vcc detector to avoid the reset when the voltage is deliberately lowered to reduce leakage power consumption. Once the Vcc detector is disabled, the reset is not generated when the voltage level is decreased.

Some I/O circuitry may need to use a separate power rail in order to avoid triggering a false signal event when the supply voltage is lowered. I/O signals like data and address do not need to have a separate power rail because they are not sampled during the modified deep sleep state.

Through the techniques described herein leakage power consumption may be reduced through reduced leakage current and supply voltage, since leakage power is a function of leakage current times supply voltage. Due to the sublinear dependency of leakage current on voltage, the leakage power consumption has a square power dependency on voltage. Thus at sufficiently low supply voltages, the reduction of supply voltages during the modified deep sleep state may significantly reduce power consumption.

Latency may be minimized compared to a suspend to RAM state. Exiting the modified deep sleep state may take about 1 to 2 milliseconds while the latency of exiting the suspend to RAM state may be 10 to 20 seconds.

In addition, the soft error rate is reduced because caches are flushed before entering the modified deep sleep state. Since pipelines are drained before entering the modified deep sleep state, latches and domino circuits may be free of soft errors. In at least some embodiments, the only storage elements that are still susceptible to soft errors in the modified deep sleep state are the registers. Thus the soft error rate may be reduced.

Referring now to FIG. 6, the processor may exit the deep sleep state in response to a sleep transition signal, indicated at diamond 154. In response to the transition signal, for example triggered as set forth in the ACPI Specification, the supply voltage may be increased using the higher voltage reference, as indicated in block 156, for example by asserting the high level of VR_{LO/HI}#. The PLL may be restarted and locked to the external clock as indicated in block 158 for example by asserting G_{STPCLK}#. Once the PLL is locked to the external clock, the internal clock 30 may be started as indicated in block 160.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations. It is intended that the appended claims cover all such variations and modifications as fall within the true spirit and scope of the present invention.

What is claimed is:

1. A method for operating an electronic device, said device using a clock signal, consuming power, having a supply voltage and having a transistor having a threshold voltage, said method comprising:

disabling the clock signal; and

reducing the leakage power consumption of the device comprising reducing the supply voltage to about 200 mV over a transistor threshold voltage.

2. The method of claim 1 wherein reducing the leakage power consumption includes reducing a voltage of at least one component to lower leakage power consumption of the device.

3. The method of claim 1 wherein reducing the leakage power consumption includes flushing at least one cache.

4. The method of claim 3 wherein said device includes a clock and wherein reducing the leakage power consumption includes restarting the clock before flushing a cache.

5. The method of claim 4 wherein reducing the leakage power consumption includes disabling the clock signal after flushing a cache.

6. The method of claim 1 wherein reducing the leakage power consumption includes reducing a processor supply voltage.

7. The method of claim 1 wherein reducing the leakage power consumption includes reducing the supply voltage to a level low enough to prevent substantial leakage current.

8. The method of claim 7 further including reducing time supply voltage from a first level to a second level, such that

the leakage power consumption at said second level is 25% or less of that at the first level.

9. The method of claim 1 wherein said device includes a processor and wherein reducing the leakage power consumption includes reducing the supply voltage to less than twice the threshold voltage of a transistor in said processor.

10. The method of claim 1 wherein the step of reducing the leakage power consumption includes reducing the supply voltage to 600 mV or less.

11. The method of claim 1 wherein said device is a processor and wherein said processor has a supply voltage, said method further including preventing the processor from undergoing a reset sequence when the supply voltage is increased.

12. A method for implementing a reduced processor power consumption mode in a processor including system caches and including transistors with threshold voltages, said processor further including a processor clock and a processor supply voltage, said method comprising:

flushing the system caches;

stopping the processor clock; and

reducing the processor supply voltage to less than or equal to approximately 600 mV.

13. The method of claim 12 wherein reducing the processor supply voltage includes reducing said voltage to less than or equal to approximately 600 mV.

14. The method of claim 12 wherein reducing the processor supply voltage includes reducing the supply voltage to about 200 mV above said transistor threshold voltage.

15. A method for operating an electronic device, said device using a clock signal, consuming power, having a supply voltage and having a transistor having a threshold voltage, said method comprising:

disabling the clock signal;

reducing the leakage power consumption of the device comprising reducing the supply voltage to about 200 mV over a transistor threshold voltage; and

increasing the supply voltage then restarting the processor phase locked loop and then restarting the processor clock.

16. A method for implementing a reduced processor power consumption mode and a processor including system caches and including transistors with threshold voltages, said processor further including a processor clock and a processor supply voltage, said method comprising:

flushing the system caches;

stopping the processor clock;

reducing the processor supply voltage to less than twice the threshold voltage of one of the transistors; and increasing the supply voltage, restarting the processor phase locked loop and restarting the processor clock.

17. The method of claim 16 further including preventing the processor from undergoing a reset sequence when the supply voltage is increased.

* * * * *